# 74VHC123A Dual Retriggerable Monostable Multivibrator

#### **General Description**

FAIRCHILD

SEMICONDUCTOR

The VHC123A is an advanced high speed CMOS Monostable Multivibrator fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. Each multivibrator features both a negative, A, and a positive, B, transition triggered input, either of which can be used as an inhibit input. Also included is a clear input that when taken low resets the one-shot. The VHC123A can be triggered on the positive transition of the clear while A is held low and B is held high. The output pulse width is determined by the equation:  $PW = (R_{\rm x})(C_{\rm x})$ ; where PW is in seconds, R is in ohms, and C is in farads.

Limits for R<sub>x</sub> and C<sub>x</sub> are:

External capacitor, Cx No limit

External resistors, R<sub>x</sub>  $V_{CC}$  = 2.0V, 5 k $\Omega$  min  $V_{CC}$  > 3.0V, 1 k $\Omega$  min

An input protection circuit ensures that 0 to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages.

#### Features

- High Speed:
- $t_{PD} = 8.1 \text{ ns} (typ) \text{ at } T_A = 25^{\circ}C$
- Low Power Dissipation:
- $I_{CC}$  = 4  $\mu A$  (Max) at  $T_A$  = 25°C
- Active State:  $I_{CC} = 600 \ \mu A$  (Max) at  $T_A = 25^{\circ}C$
- $\blacksquare \text{ High Noise Immunity: } V_{NIH} = V_{NIL} = 28\% V_{CC} \text{ (min)}$
- Power down protection is provided on all inputs
- Pin and function compatible with 74HC123A

#### **Ordering Code:**

Order Number	Package Number	Package Description
74VHC123AM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74VHC123ASJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHC123AMTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHC123AN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

#### Logic Symbol

#### **Connection Diagram**



www.fairchildsemi.com

in Descriptions								
Pin Names	Description							
Ā	Trigger Inputs (Negative Edge)							
В	Trigger Inputs (Positive Edge)							
CLR	Reset Inputs							
C <sub>x</sub>	External Capacitor							
R <sub>x</sub>	External Resistor							
Q, <u>Q</u>	Outputs							

#### **Truth Table**

	Inputs			puts	Function
Ā	в	CLR	Q	Q	
$\sim$	Н	Н	л	ч	Output Enable
Х	L	Н	L	Н	Inhibit
Н	Х	Н	L	Н	Inhibit
L	~	Н	л	ъ	Output Enable
L	Н	~	л	ъ	Output Enable
Х	Х	L	L	Н	Reset

H = HIGH Voltage Level L = LOW Voltage Level X = Don't Care

 $\sim$  = HIGH-to-LOW Transition  $\checkmark$  = LOW-to-HIGH Transition

#### **Block Diagrams**





Note A:  $C_x$ ,  $R_x$ ,  $D_x$  are external Capacitor, Resistor, and Diode, respectively. Note B: External clamping diode,  $D_x$ ;

External capacitor is charged to  $\mathrm{V}_{\mathrm{CC}}$  level in the wait state, i.e. when no trigger is applied.

If the supply voltage is turned off,  $C_x$  discharges mainly through the internal (parasitic) diode. If  $C_x$  is sufficiently large and  $V_{CC}$  drops rapidly, there will be some possibility of damaging the IC through in rush current or latch-up. If the capacitance of the supply voltage filter is large enough and  $V_{CC}$  drops slowly, the in rush current is automatically limited and damage to the IC is avoided.

The maximum value of forward current through the parasitic diode is ±20 mA. In the case of a large Cx, the limit of fall time of the supply voltage is determined as follows:

 $t_f \geq (V_{CC} - 0.7) \ C_x/20 \ mA$ 

 $(t_{f}\,\text{is the time between the supply voltage turn off and the supply voltage reaching 0.4 <math display="inline">V_{CC})$ 

In the event a system does not satisfy the above condition, an external clamping diode  $(D_x)$  is needed to protect the IC from rush current.

#### **System Diagram**





#### **Functional Description**

1. Stand-by State

The external capacitor (C<sub>x</sub>) is fully charged to V<sub>CC</sub> in the Stand-by State. That means, before triggering, the Q<sub>P</sub> and Q<sub>N</sub> transistors which are connected to the R<sub>x</sub>/C<sub>x</sub> node are in the off state. Two comparators that relate to the timing of the output pulse, and two reference voltage supplies turn off. The total supply current is only leakage current.

2. Trigger Operation

Trigger operation is effective in any of the following three cases. First, the condition where the  $\overline{A}$  input is LOW, and B input has a rising signal; second, where the B input is HIGH, and the A input has a falling signal; and third, where the  $\overline{A}$  input is LOW and the B input is HIGH, and the CLR input has a rising signal.

After a trigger becomes effective, comparators C<sub>1</sub> and C<sub>2</sub> start operating, and Q<sub>N</sub> is turned on. The external capacitor discharges through Q<sub>N</sub>. The voltage level at the R<sub>x</sub>/C<sub>x</sub> node drops. If the R<sub>x</sub>/C<sub>x</sub> voltage level falls to the internal reference voltage V<sub>ref</sub>L, the output of C<sub>1</sub> becomes LOW. The flip-flop is then reset and Q<sub>N</sub> turns off. At that moment C<sub>1</sub> stops but C<sub>2</sub> continues operating.

After  $Q_N$  turns off, the voltage at the  $R_x/C_x$  node starts rising at a rate determined by the time constant of external capacitor  $C_x$  and resistor  $R_x.$ 

Upon triggering, output Q becomes HIGH, following some delay time of the internal F/F and gates. It stays HIGH even if the voltage of  $R_x/C_x$  changes from falling to rising. When  $R_x/C_x$  reaches the internal reference

voltage V<sub>ref</sub>H, the output of C<sub>2</sub> becomes LOW, the output Q goes LOW and C<sub>2</sub> stops its operation. That means, after triggering, when the voltage level of the R<sub>x</sub>/C<sub>x</sub> node reaches V<sub>ref</sub>H, the IC returns to its MONOSTABLE state.

With large values of C<sub>x</sub> and R<sub>x</sub>, and ignoring the discharge time of the capacitor and internal delays of the IC, the width of the output pulse, t<sub>W</sub> (OUT), is as follows:

- $t_W$  (OUT) = 1.0  $C_x R_x$
- 3. Retrigger operation (74VHC123A)

When a new trigger is applied to either input  $\overline{A}$  or B while in the MONOSTABLE state, it is effective only if the IC is charging  $C_x$ . The voltage level of the  $R_x/C_x$  node then falls to  $V_{ref}L$  level again. Therefore the Q output stays HIGH if the next trigger comes in before the time period set by  $C_x$  and  $R_x$ .

If the new trigger is very close to a previous trigger, such as an occurrence during the discharge cycle, it will have no effect.

The minimum time for a trigger to be effective 2nd trigger,  $t_{RR}$  (Min), depends on  $V_{CC}$  and  $C_x.$ 

4. Reset Operation

In normal operation, the  $\overline{\text{CLR}}$  input is held HIGH. If  $\overline{\text{CLR}}$  is LOW, a trigger has no affect because the Q output is held LOW and the trigger control F/F is reset. Also, Q<sub>p</sub> turns on and C<sub>x</sub> is charged rapidly to V<sub>CC</sub>.

This means if  $\overline{\text{CLR}}$  is set LOW, the IC goes into a wait state.

### Absolute Maximum Ratings(Note 1)

Supply Voltage (V <sub>CC</sub> )	-0.5V to +7.0V
DC Input Voltage (V <sub>IN</sub> )	-0.5V to +7.0V
DC Output Voltage (V <sub>OUT</sub> )	–0.5 to V <sub>CC</sub> +0.5V
Input Diode Current (I <sub>IK</sub> )	–20 mA
Output Diode Current (I <sub>OK</sub> )	±20 mA
DC Output Current (I <sub>OUT</sub> )	±25 mA
DC V <sub>CC</sub> /Current (I <sub>CC</sub> )	±50 mA
Storage Temperature (T <sub>STG</sub> )	-65°C to 150°C
Lead Temperature (T <sub>L</sub> )	
Soldering, 10 seconds	260°C

# Recommended Operating Conditions (Note 2)

Supply Voltage (V <sub>CC</sub> )	2.0V to +5.5V
Input Voltage (V <sub>IN</sub> )	0V to +5.5V
Output Voltage (V <sub>OUT</sub> )	0V to V <sub>CC</sub>
Operating Temperature	
(T <sub>opr</sub> )	-40° to +85°C
Input Rise and Fall Time ( $t_r$ , $t_f$	)
(CLR only)	
$V_{CC}=3.3V\pm0.3V$	0 ~ 100 ns/V
$V_{CC}=5.0V\pm0.5V$	0 ~ 20 ns/V
External Capacitor - C <sub>x</sub>	No Limitation (Note 3) F
External Resistor - R <sub>x</sub>	$>5$ k $\Omega$ (Note 3) (V <sub>CC</sub> = 2.0V)
	>1 k $\Omega$ (Note 3) (V $_{CC}$ > 3.0V)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommended operation outside data book specifications.

Note 2: Unused inputs must be held HIGH or LOW. They may not float. Note 3: The maximum allowable values of  $C_x$  and  $R_x$  are a function of the leakage of capacitor  $C_x$ , the leakage of the device, and leakage due to board layout and surface resistance. Susceptibility to externally induced noise signals may occur for  $R_x > 1~M\Omega.$ 

### **DC Electrical Characteristics**

Symbol	Parameter	V <sub>CC</sub>	$T_A = 25^{\circ}C$			T <sub>A</sub> = -40	° to 85°C	Units	Conditions	
		(V)	Min	Тур	Max	Min	Max	Units	Conditions	
VIH	HIGH Level	2.0	1.50			1.50		V		
	Input Voltage	3.0 - 5.5	0.7 V <sub>CC</sub>			0.7 V <sub>CC</sub>		v		
VIL	LOW Level	2.0			0.50		0.50	V		
	Input Voltage	3.0 - 5.5			0.3 V <sub>CC</sub>		0.3 V <sub>CC</sub>	v		
V <sub>OH</sub>	HIGH Level	2.0	1.9	2.0		1.9			$V_{IN} = V_{IH} \qquad I_{OH} = -50 \ \mu\text{A}$	
	Output Voltage	3.0	2.9	3.0		2.9		V	or V <sub>IL</sub>	
		4.5	4.4	4.5		4.4				
		3.0	2.58			2.48		V	$I_{OH} = -4 \text{ mA}$	
		4.5	3.94			3.80		v	I <sub>OH</sub> = -8 mA	
V <sub>OL</sub>	LOW Level	2.0		0.0	0.1		0.1		$V_{IN} = V_{IH}  I_{OL} = 50 \ \mu A$	
	Output Voltage	3.0		0.0	0.1		0.1		or V <sub>IL</sub>	
		4.5		0.0	0.1		0.1	V		
		3.0			0.36		0.44		I <sub>OL</sub> = 4 mA	
		4.5			0.36		0.44		I <sub>OL</sub> = 8 mA	
I <sub>IN</sub>	Input Leakage Current	0 - 5.5			±0.1		±1.0	μA	V <sub>IN</sub> = 5.5V or GND	
I <sub>IN</sub>	R <sub>x</sub> /C <sub>x</sub> Terminal	5.5			±0.25		±2.50	μA	$V_{IN} = V_{CC} \text{ or } GND$	
	Off-State Current									
I <sub>CC</sub>	Quiescent Supply Current	5.5			4.0		40.0	μA	$V_{IN} = V_{CC} \text{ or } GND$	
I <sub>CC</sub>	Active—State	3.0		160	250		280		$V_{IN} = V_{CC} \text{ or } GND$	
	(Note 4)	4.5		380	500		650	μA	$R_{x}/C_{x} = 0.5 V_{CC}$	
	Supply Current	5.5		560	750		975			

Note 4: Per Circuit

Symbol	Parameter	V <sub>cc</sub>	T <sub>A</sub> = 25°C			$\textbf{T}_{\textbf{A}}=-\textbf{40}^{\circ}\textbf{C} \text{ to } +\textbf{85}^{\circ}\textbf{C}$		Units	Conditions
		(V)	Min	Тур	Max	Min	Max	Units	Conditions
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Time	$3.3\pm0.3$		13.4	20.6	1.0	24.0		$C_L = 15 \text{ pF}$
	(A, B–Q, Q)	[		15.9	24.1	1.0	27.5	ns	$C_L = 50 \text{ pF}$
		$5.0\pm0.5$		8.1	12.0	1.0	14.0		C <sub>L</sub> = 15 pF
				9.6	14.0	1.0	16.0	ns	$C_L = 50 \text{ pF}$
t <sub>PLH</sub>	Propagation Delay Time	$3.3\pm0.3$		14.5	22.4	1.0	26.0		C <sub>L</sub> = 15 pF
t <sub>PHL</sub>	(CLR Trigger—Q, Q \)			17.0	25.9	1.0	29.5	ns	$C_L = 50 \text{ pF}$
		$5.0\pm0.5$		8.7	12.9	1.0	15.0		C <sub>L</sub> = 15 pF
				10.2	14.9	1.0	17.0	ns	C <sub>L</sub> = 50 pF
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Time	$3.3\pm0.3$		10.3	15.8	1.0	18.5		$C_L = 15 \text{ pF}$
	$(\overline{CLR}-Q, \overline{Q})$	[		12.8	19.3	1.0	22.0	ns	$C_L = 50 \text{ pF}$
		$5.0\pm0.5$		6.3	9.4	1.0	11.0		$C_L = 15 \text{ pF}$
		Ι Γ		7.8	11.4	1.0	13.0	ns	$C_L = 50 \text{ pF}$
t <sub>WOUT</sub>	Output Pulse Width	$3.3\pm0.3$		160	240		300	ns	$C_{L} = 50 \text{ pF}$ $C_{x} = 28 \text{ pF}$
		$5.0\pm0.5$		133	200		240	115	$R_x = 2 \ k\Omega$
		$3.3\pm0.3$	90	100	110	90	110	μs	$C_L = 50 \text{ pF}$ $C_x = 0.01 \mu\text{F}$
		$5.0\pm0.5$	90	100	110	90	110	μs	$R_x = 10 \ k\Omega$
		$3.3\pm0.3$	0.9	1.0	1.1	0.9	1.1	ms	$C_L = 50 \text{ pF}$ $C_x = 0.1 \mu \text{F}$
		$5.0\pm0.5$	0.9	1.0	1.1	0.9	1.1	1115	$R_{\chi} = 10 \ k\Omega$
∆t <sub>WOUT</sub>	Output Pulse Width Error								
	Between Circuits			±1				%	
	(In same Package)								
C <sub>IN</sub>	Input Capacitance			4	10		10	pF	V <sub>CC</sub> = Open
C <sub>PD</sub>	Power Dissipation			73				pF	(Note 6)
	Capacitance								

Note 5: Refer to Timing Chart.

Note 6: C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation:

 $I_{CC} \text{ (opr.)} = C_{PD}^{*}V_{CC}^{*}f_{IN+} I_{CC}^{-1*}Duty/100 + I_{CC}/2 \text{ (per Circuit)}$ 

I<sub>CC</sub><sup>1</sup>: Active Supply Current

Duty:%

## AC Operating Requirement (Note 7)

Symbol	Parameter	V <sub>cc</sub>	$T_A = 25^{\circ}C$			T <sub>A</sub> = -40°	C to +85°C	Units	Conditions
		(V)	Min	Тур	Max	Min	Max	••	<b>Containent</b>
t <sub>W</sub> (L)	Minimum Trigger	3.3	5.0			5.0		ns	
t <sub>W</sub> (H)	Pulse Width	5.0	5.0			5.0		115	
t <sub>W</sub> (L)	Minimum Clear	3.3	5.0			5.0		ns	
	Pulse Width	5.0	5.0			5.0			
t <sub>RR</sub>	Minimum	$3.3\pm0.3$		60				ns	$R_x = 1 k\Omega$ $C_X = 100 pF$
	Retrigger Time	$5.0\pm0.5$		39					$C_X = 100 \text{ pF}$
		3.3		1.5				μs	$R_x = 1 k\Omega$ $C_X = 0.01 \mu F$
		5.0		1.2					$C_X = 0.01 \ \mu F$

Note 7: Refer to Timing Chart.





74VHC123A

www.fairchildsemi.com





Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.