

October 1992 Revised March 1999

74VHC74

Dual D-Type Flip-Flop with Preset and Clear

General Description

The VHC74 is an advanced high speed CMOS Dual D-Type Flip-Flop fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The signal level applied to the D input is transferred to the Q output during the positive going transition of the CK pulse. CLR and PR are independent of the CK and are accomplished by setting the appropriate input LOW

An input protection circuit ensures that 0V to 7V can be applied to the input pins without regard to the supply volt-

age. This device can be used to interface 5V to 3V systems and two supply systems such as battery backup. This circuit prevents device destruction due to mismatched supply and input voltages.

Features


- \blacksquare High Speed: $f_{MAX} = 170$ MHz (typ) at $T_A = 25^{\circ}C$
- High noise immunity: $V_{NIH} = V_{NIL} = 28\% V_{CC}$ (min)
- Power down protection is provided on all inputs
- Low power dissipation: $I_{CC} = 2 \mu A \text{ (max)}$ at $T_A = 25^{\circ}C$
- Pin and function compatible with 74HC74

Ordering Code:

Order Number	Package Number	Package Description
74VHC74M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow
74VHC74SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHC74MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHC74N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.


Logic Symbol



Pin Descriptions

Pin Names	Description
D ₁ , D ₂	Data Inputs
CK ₁ , CK ₂	Clock Pulse Inputs
$\overline{\text{CLR}}_1$, $\overline{\text{CLR}}_2$	Direct Clear Inputs
$\overline{PR}_1, \overline{PR}_2$	Direct Preset Inputs
$Q_1, \overline{Q}_1, Q_2, \overline{Q}_2$	Output

Connection Diagram



Truth Table

Inputs				Out	Function	
CLR	PR	D	СК	Q	Q	runction
L	Н	Х	Χ	L	Н	Clear
Н	L	Х	Х	Н	L	Preset
L	L	Χ	Χ	H (Note 1)	H (Note 1)	
Н	Н	L		L	Н	
Н	Н	Н	~	Н	L	
Н	Н	Х	~	Q_n	Q_n	No Change

Note 1: This configuration is nonstable; that is, it will not persist when preset and clear inputs return to their inactive (HIGH) state.

Absolute Maximum Ratings(Note 2)

 $\label{eq:supply Voltage VCC} \begin{array}{ll} \text{Supply Voltage (V}_{\text{CC}}) & -0.5\text{V to } +7.0\text{V} \\ \text{DC Input Voltage (V}_{\text{IN}}) & -0.5\text{V to } +7.0\text{V} \\ \end{array}$

 $\begin{array}{lll} \text{DC Output Voltage (V}_{\text{OUT}}) & -0.5\text{V to V}_{\text{CC}} + 0.5\text{V} \\ \text{Input Diode Current (I}_{\text{IK}}) & -20 \text{ mA} \\ \text{Output Diode Current (I}_{\text{OK}}) & \pm 20 \text{ mA} \\ \text{DC Output Current (I}_{\text{OUT}}) & \pm 25 \text{ mA} \\ \text{DC V}_{\text{CC}}/\text{GND Current (I}_{\text{CG}}) & \pm 50 \text{ mA} \\ \end{array}$

DC V $_{\rm CC}$ /GND Current (I $_{\rm CC}$) ± 50 mA Storage Temperature (T $_{\rm STG}$) $-65^{\circ}{\rm C}$ to $+150^{\circ}{\rm C}$

Lead Temperature (T_L)

Soldering (10 seconds) 260°C

Recommended Operating Conditions (Note 3)

Input Rise and Fall Time (t_r, t_f)

$$\begin{split} \text{V}_{CC} = 3.3 \text{V} \pm 0.3 \text{V} & 0 \sim 100 \text{ ns/V} \\ \text{V}_{CC} = 5.0 \text{V} \pm 0.5 \text{V} & 0 \sim 20 \text{ ns/V} \end{split}$$

Note 2: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading varaibles. Fairchild does not recommend operation outside databook specifica-

Note 3: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V _{CC}	T _A = 25°C			T _A = -40°C to +85°C		Units	Conditions	
Syllibol	Farameter	(V)	Min Typ		Max	Min	Max	Units	Conditions	
V _{IH}	HIGH Level Input	2.0	1.50			1.50		V		
	Voltage	3.0 – 5.5	0.7 V _{CC}			0.7 V _{CC}		V		
V _{IL}	LOW Level Input	2.0			0.50		0.50	V		
	Voltage	3.0 - 5.5			$0.3\mathrm{V}_{\mathrm{CC}}$		0.3 V _{CC}	V		
V _{OH}	HIGH Level Output	2.0	1.9	2.0		1.9			$V_{IN} = V_{IH}$	$I_{OH} = -50 \mu A$
	Voltage	3.0	2.9	3.0		2.9		V	or V _{IL}	
		4.5	4.4	4.5		4.4				
		3.0	2.58			2.48		V		$I_{OH} = -4 \text{ mA}$
		4.5	3.94			3.80		V		$I_{OH} = -8 \text{ mA}$
V _{OL}	LOW Level Output	2.0		0.0	0.1		0.1		$V_{IN} = V_{IH}$	$I_{OL} = 50 \mu A$
	Voltage	3.0		0.0	0.1		0.1	V	or V _{IL}	
		4.5		0.0	0.1		0.1			
		3.0			0.36		0.44	V	1	I _{OL} = 4 mA
		4.5			0.36		0.44	V		$I_{OL} = 8 \text{ mA}$
I _{IN}	Input Leakage Current	0 – 5.5			±0.1		±1.0	μΑ	$V_{IN} = 5.5V$	or GND
I _{CC}	Quiescent Supply Current	5.5			2.0		20.0	μΑ	$V_{IN} = V_{CC}$	or GND

AC Electrical Characteristics


Symbol	Parameter	V _{CC}	T _A = 25°C			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions
-,		(V)	Min	Тур	Max	Min	Max	Oilles	00.14.1.10.10
f _{MAX}	Maximum Clock	3.3 ± 0.3	80	125		70		MHz	C _L = 15 pF
	Frequency		50	75		45		IVITIZ	C _L = 50 pF
		5.0 ± 0.5	130	170		110		MHz	C _L = 15 pF
			90	115		75		IVII IZ	C _L = 50 pF
t _{PLH}	Propagation Delay	3.3 ± 0.3		6.7	11.9	1.0	14.0	ns	C _L = 15 pF
t _{PHL}	Time (CK-Q, \overline{Q})			9.2	15.4	1.0	17.5	115	C _L = 50 pF
		5.0 ± 0.5		4.6	7.3	1.0	8.5	ns	C _L = 15 pF
				6.1	9.3	1.0	10.5	115	C _L = 50 pF
t _{PLH}	Propagation Delay Time	3.3 ± 0.3		7.6	12.3	1.0	14.5		C _L = 15 pF
t _{PHL}	$(\overline{CLR}, \overline{PR} - Q, \overline{Q})$			10.1	15.8	1.0	18.0	ns	C _L = 50 pF
		5.0 ± 0.5		4.8	7.7	1.0	9.0		C _L = 15 pF
				6.3	9.7	1.0	11.0	ns	C _L = 50 pF
C _{IN}	Input Capacitance			4	10		10	pF	V _{CC} = Open
C _{PD}	Power Dissipation			25				pF	(Note 4)
	Capacitance								

Note 4: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained from the equation: I_{CC} (opr.) = C_{PD} * V_{CC} * f_{IN} + I_{CC}/2 (per F/F).

AC Operating Requirements

Symbol	Parameter	V _{CC}	$T_A = 25^{\circ}C$		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		
		(V) (Note 5)	Тур	Guara	nteed Minimum	Units	
t _W (L)	Minimum Pulse Width (CK)	3.3		6.0	7.0	ns	
$t_W(H)$		5.0		5.0	5.0	115	
t _W (L)	Minimum Pulse Width (CLR, PR)	3.3		6.0	7.0	ns	
		5.0		5.0	5.0		
t _S	Minimum Setup Time	3.3		6.0	7.0	20	
		5.0		5.0	5.0	ns	
t _H	Minimum Hold Time	3.3		0.5	0.5	no	
		5.0		0.5	0.5	ns	
t _{REC}	Minimum Recovery Time (CLR, PR)	3.3		5.0	5.0		
		5.0		3.0	3.0	ns	

Note 5: V_{CC} is $3.3 \pm 0.3 V$ or $5.0 \pm 0.5 V$



Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 5.0±0.1 -A-7.72 4.16 6.4 4.4±0.1 3.2 LAND PATTERN RECOMMENDATION PIN #1 IDENT. SEE DETAIL A LEAD TIPS -0.90^{+0.15} 1.2 MAX 0.1 C 0.09-0.20 -C-0.10±0.05 412.00°TOP & BOTTOM R0.16 R0.31-GAGE PLANE NDTES: 0.25 A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION ABJREF NOTE 6, DATED 7/93 0°-8° B. DIMENSIONS ARE IN MILLIMETERS C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS 0.6±0.1 SEATING PLANE -1.00-DETAIL A 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC14

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 0.740 - 0.770 (18.80 - 19.56)0.090 (2.286) 14 13 12 11 10 9 8 14 13 12 INDEX AREA 0.250 ± 0.010 (6.350 ± 0.254) PIN NO. 1 IDENT PIN NO. 1 IDENT 1 2 3 4 5 6 7 1 2 3 $\frac{0.092}{(2.337)}$ DIA $\frac{0.030}{(0.762)}$ MAX DEPTH OPTION 1 OPTION 02 $\frac{0.135 \pm 0.005}{(3.429 \pm 0.127)}$ 0.300 - 0.320 $\frac{0.630 - 8.128}{(7.620 - 8.128)}$ $\frac{0.145 - 0.200}{(3.683 - 5.080)}$ 0.060 (1.524) 4° TYP Optional (1.651) $\frac{0.008 - 0.016}{(0.203 - 0.406)}$ TYP 0.020 (0.508)0.125 - 0.150 0.075 ± 0.015 $\overline{(3.175 - 3.810)}$ (1.905 ± 0.381) (7.112) MIN 0.014 - 0.0230.100 ± 0.010 (2.540 ± 0.254) (0.356 - 0.584) $\frac{0.050 \pm 0.010}{(1.270 - 0.254)} \text{ TYP}$ 0.325 ^{+0.040} -0.015 8.255 + 1.016 N14A (REV F)

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N14A

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com