SONY

Diagonal 6mm (Type 1/3) Progressive Scan CCD Solid-state Image Sensor with Square Pixel for B/W Cameras

ICX424AL

Description

The ICX424AL is a diagonal 6mm (Type 1/3) interline CCD solid-state image sensor with a square pixel array suitable for EIA black-and-white cameras. Progressive scan allows all pixel's signals to be output independently within approximately 1/60 second. This chip features an electronic shutter with variable charge-storage time which makes it possible to realize full-frame still images without a mechanical shutter. High sensitivity and low dark current are achieved through the adoption of the HAD (Hole-Accumulation Diode) sensors. (Applications: FA, surveillance cameras)

Features

- Progressive scan allows individual readout of the image signals from all pixels.
- ◆ High vertical resolution (480 TV-lines) still images without a mechanical shutter
- Square pixel
- Supports VGA format
- Horizontal drive frequency: 24.54MHz
- No voltage adjustments (Reset gate and substrate bias need no adjustment.)
- High resolution, high sensitivity, low dark current
- Continuous variable-speed shutter
- Low smear
- Excellent anti-blooming characteristics
- ◆ Horizontal register: 5.0V drive
- 16-pin high precision plastic package (enables dual-surface standard)

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Device Structure

◆ Interline CCD image sensor

♦ Image size	: Diagonal 6mm (Type 1/3)
♦ Number of effective pixels	: 659 (H) $ imes$ 494 (V) approx. 0.33M pixels
 Total number of pixels 	: 692 (H) \times 504 (V) approx. 0.35M pixels
♦ Chip size	: 5.79mm (H) × 4.89mm (V)
♦ Unit cell size	: 7.4μm (H) × 7.4μm (V)
♦ Optical black	: Horizontal (H) direction: Front 2 pixels, rear 31 pixels Vertical (V) direction: Front 8 pixels, rear 2 pixels
 Number of dummy bits 	: Horizontal 16 Vertical 5
 Substrate material 	: Silicon

Optical Black Position

(Top View)



USE RESTRICTION NOTICE

This USE RESTRICTION NOTICE ("Notice") is for customers who are considering or currently using the CCD image sensor products ("Products") set forth in this specifications book. Sony Corporation ("Sony") may, at any time, modify this Notice which will be available to you in the latest specifications book for the Products. You should abide by the latest version of this Notice. If a Sony subsidiary or distributor has its own use restriction notice on the Products, such a use restriction notice will additionally apply between you and the subsidiary or distributor. You should consult a sales representative of the subsidiary or distributor of Sony on such a use restriction notice when you consider using the Products.

Use Restrictions

- The Products are intended for incorporation into such general electronic equipment as office products, communication products, measurement products, and home electronics products in accordance with the terms and conditions set forth in this specifications book and otherwise notified by Sony from time to time.
- ♦ You should not use the Products for critical applications which may pose a life- or injury- threatening risk or are highly likely to cause significant property damage in the event of failure of the Products. You should consult your Sony sales representative beforehand when you consider using the Products for such critical applications. In addition, you should not use the Products in weapon or military equipment.
- Sony disclaims and does not assume any liability and damages arising out of misuse, improper use, modification, use of the Products for the above-mentioned critical applications, weapon and military equipment, or any deviation from the requirements set forth in this specifications book.

Design for Safety

♦ Sony is making continuous efforts to further improve the quality and reliability of the Products; however, failure of a certain percentage of the Products is inevitable. Therefore, you should take sufficient care to ensure the safe design of your products such as component redundancy, anti-conflagration features, and features to prevent mis-operation in order to avoid accidents resulting in injury or death, fire or other social damage as a result of such failure.

Export Control

♦ If the Products are controlled items under the export control laws or regulations of various countries, approval may be required for the export of the Products under the said laws or regulations. You should be responsible for compliance with the said laws or regulations.

No License Implied

◆ The technical information shown in this specifications book is for your reference purposes only. The availability of this specifications book shall not be construed as giving any indication that Sony and its licensors will license any intellectual property rights in such information by any implication or otherwise. Sony will not assume responsibility for any problems in connection with your use of such information or for any infringement of third-party rights due to the same. It is therefore your sole legal and financial responsibility to resolve any such problems and infringement.

Governing Law

This Notice shall be governed by and construed in accordance with the laws of Japan, without reference to principles of conflict of laws or choice of laws. All controversies and disputes arising out of or relating to this Notice shall be submitted to the exclusive jurisdiction of the Tokyo District Court in Japan as the court of first instance.

Other Applicable Terms and Conditions

The terms and conditions in the Sony additional specifications, which will be made available to you when you order the Products, shall also be applicable to your use of the Products as well as to this specifications book. You should review those terms and conditions when you consider purchasing and/or using the Products.

Block Diagram and Pin Configuration

(Top View)



Pin Description

Pin No.	Symbol	Description	Pin No.	Symbol	Description
1	Vфз	Vertical register transfer clock	9	Vdd	Supply voltage
2	Vø2	Vertical register transfer clock	10	SUBCIR	Supply voltage for the substrate voltage generation
3	Vφ1	Vertical register transfer clock	11	GND	GND
4	NC		12	φSUB	Substrate clock
5	GND	GND	13	VL	Protective transistor bias
6	Cgg	Output amplifier gate*1	14	∮RG	Reset gate clock
7	GND	GND	15	Hφ1	Horizontal register transfer clock
8	Vout	Signal output	16	Нф2	Horizontal register transfer clock

^{*1} DC bias is applied within the CCD, so that this pin should be grounded externally through a capacitance of 1000pF.

Absolute Maximum Ratings

	Item	Ratings	Unit	Remarks
Substrate clock	3 – GND	-0.3 to +36	V	
Supply voltage	VDD, VOUT, CGG, SUBCIR – GND	–0.3 to +18	V	
Supply voltage	VDD, VOUT, CGG, SUBCIR – ϕ SUB	-22 to +9	V	
	Vφ1, Vφ2, Vφ3 – GND	-15 to +16	V	
Clock input voltage	$V\phi_1, V\phi_2, V\phi_3 - \phi SUB$	to +10	V	
Voltage difference be	tween vertical clock input pins	to +15	V	*1
Voltage difference be	tween horizongal clock input pins	to +16	V	
Ηφ1, Ηφ2 – Vφ3		-16 to +16	V	
Ηφ1, Ηφ2 – GND		-10 to +15	V	
Hφ1, Hφ2 – φSUB		–55 to +10	V	
VL – ϕ SUB		-65 to +0.3	V	
Vφ2, Vφ3 – VL		-0.3 to +27.5	V	
RG – GND		-0.3 to +20.5	V	
Vφ1, Hφ1, Hφ2, GND -	- VL	-0.3 to +17.5	V	
Storage temperature		-30 to +80	°C	
Performance guarant	ee temperature	-10 to +60	°C	
Operating temperatur	re	-10 to +75	°C	

*1 +24V (Max.) when clock width < 10μs, clock duty factor < 0.1%.
+16V (Max.) is guaranteed for power-on and power-off.

Bias Conditions

Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
Supply voltage	Vdd	14.55	15.0	15.45	V	
Protective transistor bias	VL		*1			
Substrate clock	φSUB		*2			
Reset gate clock	φRG		*3			

- *1 VL setting is the VvL voltage of the vertical transfer clock waveform, or the same voltage as the VL power supply for the V driver should be used.
- $^{\ast 2}$ Set SUBCIR pin to open when applying a DC bias to the substrate clock pin.
- ^{*3} Do not apply a DC bias to the reset gate clock pins, because a DC bias is generated within the CCD.

DC Characteristics

Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
Supply current	Idd		7	9	mA	

Clock Voltage Conditions

Item	Symbol	Min.	Тур.	Max.	Unit	Waveform Diagram	Remarks
Readout clock voltage	ννт	14.55	15.0	15.45	V	1	
	Vvh02	-0.05	0	0.05	V	2	Vvh = Vvho2
	Vvh1, Vvh2, Vvh3	-0.2	0	0.05	V	2	
	VVL1, VVL2, VVL3	-7.8	-7.5	-7.2	V	2	$V_{VL} = (V_{VL1} + V_{VL3})/2$ (During 24.54MHz)
Vertical transfer	VVL1, VVL2, VVL3	-8.0	-7.5	-7.0	V	2	$V_{VL} = (V_{VL1} + V_{VL3})/2$ (During 12.27MHz)
clock voltage	Vφ1, Vφ2, Vφ3	6.8	7.5	8.05	V	2	
	Vvl1 – Vvl3			0.1	V	2	
	Vvнн			1.0	V	2	High-level coupling
	Vvhl			2.3	V	2	High-level coupling
	Vvlh			1.0	V	2	Low-level coupling
	Vvll			1.0	V	2	Low-level coupling
	Vфн	4.75	5.0	5.25	V	3	
Horizontal transfer clock voltage	VHL	-0.05	0	0.05	V	3	
ole ell'renage	Vcr	0.8	2.5		V	3	Cross-point voltage
	Vørg	4.5	5.0	5.5	V	4	
Reset gate clock voltage	Vrglh – Vrgll			0.8	V	4	Low-level coupling
	VRGL – VRGLm			0.5	V	4	Low-level coupling
Substrate clock voltage	Vøsub	21.5	22.5	23.5	V	5	

Clock Equivalent Circuit Constants

Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
	Cφv1		3900		pF	
Capacitance between vertical transfer clock and GND	C¢v2		3300		pF	
	Сфvз		3300		pF	
	СфV12		1000		pF	
Capacitance between vertical transfer clocks	Сфv23		1000		pF	
	Сф∨31		1000		pF	
Capacitance between horizontal transfer clock and GND	Сфн1, Сфн2		47		pF	
Capacitance between horizontal transfer clocks	Сфнн		30		pF	
Capacitance between reset gate clock and GND	Cộrg		6		pF	
Capacitance between substrate clock and GND	Сфѕив		560		pF	
Vertical transfer clock series resistor	R1, R2		33		Ω	
	R3		18		Ω	
Vertical transfer clock ground resistor	Rgnd		100		Ω	
Horizontal transfer clock series resistor	Rфн1, Rфн2		10		Ω	
Reset gate clock series resistor	Rørg		39		Ω	





Vertical transfer clock equivalent circuit



Reset gate clock equivalent circuit

Horizontal transfer clock equivalent circuit

Drive Clock Waveform Conditions

1. Readout clock waveform



Note) Readout clock is used by composing vertical transfer clocks V ϕ 2 and V ϕ 3.

2. Vertical transfer clock waveform



3. Horizontal transfer clock waveform



Cross-point voltage for the H ϕ_1 rising side of the horizontal transfer clocks H ϕ_1 and H ϕ_2 waveforms is VcR. The overlap period for twh and twl of horizontal transfer clocks H ϕ_1 and H ϕ_2 is two.

4. Reset gate clock waveform



VRGLH is the maximum value and VRGLL is the minimum value of the coupling waveform during the period from Point A in the above diagram until the rising edge of RG.

In addition, VRGL is the average value of VRGLH and $\mathsf{VRGLL}.$

VRGL = (VRGLH + VRGLL)/2

Assuming VRGH is the minimum value during the interval twh, then:

Vørg = Vrgh – Vrgl

Negative overshoot level during the falling edge of RG is VRGLm.

5. Substrate clock waveform



Clock Switching Characteristics

(Horizontal drive frequency: 24.54MHz)

Item	Symbol		twh			twl			tr			tf		Unit	Remarks
item	Symbol	Min.	Тур.	Max.	Unit	Remains									
Readout clock	VT	2.3	2.5						0.5			0.5		μS	During readout
Vertical transfer clock	Vφ1, Vφ2, Vφ3										15		250	ns	When using CXD3400N
Horizontal transfer	Hø1	10.5	14.6		10.5	14.6			6.4	10.5		6.4	10.5		$tf \ge tr - 2ns$
clock	Hø2	10.5	14.6		10.5	14.6			6.4	10.5		6.4	10.5	115	u ∠ u – 2115
Reset gate clock	φRG	6	8			25.8			4			3		ns	
Substrate clock	¢SUB	0.75	0.9							0.5			0.5	μS	When draining charge

Item	Symbol		two		Unit	Remarks
	Symbol	Min.		Max.	Onit	Remarks
Horizontal transfer clock	Ηφ1, Ηφ2	10.5	14.6		ns	*1

(Horizontal drive frequency: 12.27MHz)

Item	Item Symbol		twh			twl			tr			tf		Unit	Remarks
nem	Gymbol	Min.	Тур.	Max.	Unit										
Readout clock	VT	4.6	5.0						0.5			0.5		μS	During readout
Vertical transfer clock	Vφ1, Vφ2, Vφ3										15		350	ns	When using CXD3400N
Horizontal transfer	Hø1	24	30		25	31.5			10	17.5		10	17.5	ns	tf ≥ tr – 2ns
clock	Hø2	26.5	31.5		25	30			10	15		10	15	115	u ∠ u – 2115
Reset gate clock	φRG	11	13			62.5			3			3		ns	
Substrate clock	φSUB	1.5	1.8							0.5			0.5	μs	When draining charge

Item	Symbol		two	Unit	Remarks	
	,		Тур.	Unit	Remarks	
Horizontal transfer clock	Ηφ1, Ηφ2	21.5	25.5	ns	*1	

 *1 The overlap period of twh and twl of horizontal transfer clocks H $_{\phi 1}$ and H $_{\phi 2}$ is two.

Image Sensor Characteristics

(Ta =	25°C)
-------	-------

Item	Symbol	Min.	Тур.	Max.	Unit	Measurement method	Remarks
Sensitivity	S	700	880		mV	1	1/30s accumulation conversion value
Saturation signal	Vsat	500			mV	2	Ta = 60°C
Smear	Sm		-100	-92	dB	3	
Video signal shading	SH			20	%	4	Zone 0 and I
				25	%	4	Zone 0, zone I, zone II and zone II'
Dark signal	Vdt			2	mV	5	Ta = 60°C
Dark signal shading	ΔVdt			0.5	mV	6	Ta = 60°C
Lag	Lag			0.5	%	7	

Note) All image sensor characteristic data noted above is for operation in 1/60s progressive scan mode.

Zone Definition of Video Signal Shading



Measurement System



Note) Adjust the amplifier gain so that the gain between [*A] and [*B] equals 1.

Image sensor readout mode

The diagram below shows the output methods for the following three readout modes.



1. Progressive scan mode

In this mode, all pixel signals are output in non-interlace format in 1/60s.

All pixel signals within the same exposure period are read out simultaneously, making this mode suitable for high resolution image capturing.

2. Field readout mode

All pixels are readout, 2-line transfer is performed during H blanking period and 2 pixels are added by horizontal register. (However, guarantees only at the time of a 12MHz drive.)



3. Center scan mode

This is the center scan mode using the progressive scan method.

The undesired portions are swept by vertical register high-speed transfer, and the picture center portion is cut out.

There are the mode (120 frames/s) which outputs 222 lines of an output line portion, and the mode (240 frames/s) which outputs 76 lines.

Image Sensor Characteristics Measurement Method

Measurement conditions

- 1. In the following measurements, the device drive conditions are at the typical values of the bias and clock voltage conditions.
- In the following measurements, spot pixels are excluded and, unless otherwise specified, the optical black level (OB) is used as the reference for the signal output, which is taken as the value measured at point [*B] of the measurement system.

Definition of standard imaging conditions

Standard imaging condition I:

Use a pattern box (luminance: 706 cd/m², color temperature of 3200K halogen source) as a subject. (Pattern for evaluation is not applicable.) Use a testing standard lens with CM500S (t = 1.0mm) as an IR cut filter and image at F8. The luminous intensity to the sensor receiving surface at this point is defined as the standard sensitivity testing luminous intensity.

◆ Standard imaging condition II:

Image a light source (color temperature of 3200K) with a uniformity of brightness within 2% at all angles. Use a testing standard lens with CM500S (t = 1.0mm) as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm.

1. Sensitivity

Set to standard imaging condition I. After setting the electronic shutter mode with a shutter speed of 1/250s, measure the signal voltage (Vs) at the center of the screen, and substitute the value into the following formula.

S = Vs × (250/30) [mV]

2. Saturation signal

Set to standard imaging condition II. After adjusting the luminous intensity to 10 times the intensity with the average value of the signal output, 150mV, measure the minimum value of the signal output.

3. Smear

Set to standard imaging condition II. With the lens diaphragm at F5.6 to F8, first adjust the luminous intensity to 500 times the intensity with the average value of signal output, 150mV. Then after the readout clock is stopped and the charge drain is executed by the electronic shutter at the respective H blankings, measure the maximum value (VSm [mV]) of the signal output and substitute the value into the following formula.

Sm = $20 \times \log \{(VSm/150) \times (1/500) \times (1/10)\}$ [dB] (1/10V method conversion value)

4. Video signal shading

Set to standard imaging condition II. With the lens diaphragm at F5.6 to F8, adjust the luminous intensity so that the average value of the signal output is 150mV. Then measure the maximum (Vmax [mV]) and minimum (Vmin [mV]) values of the signal output and substitute the values into the following formula.

 $SH = (Vmax - Vmin)/150 \times 100 [\%]$

5. Dark signal

Measure the average value of the signal output (Vdt [mV]) with the device ambient temperature 60°C and the device in the light-obstructed state, using the horizontal idle transfer level as a reference.

SONY

6. Dark signal shading

After measuring 5, measure the maximum (Vdmax [mV]) and minimum (Vdmin [mV]) values of the dark signal output and substitute the values into the following formula.

 $\Delta Vdt = Vdmax - Vdmin [mV]$

7. Lag

Adjust the signal output generated by strobe light to 150mV. After setting the strobe light so that it strobes with the following timing, measure the residual signal (Vlag). Substitute the value into the following formula.

Lag = (Vlag/150) × 100 [%]



Drive Circuit



Spectral Sensitivity Characteristics

(Excludes lens characteristics and light source characteristics)



Drive Timing Chart

Vertical Sync Progressive Scan Mode





Horizontal Sync Progressive Scan Mode



Vertical Sync Center Scan Mode 1











Vertical Sync Center Scan Mode 2











Vertical Sync Field Readout Mode



Vertical Sync "a", "b" Enlarged Field Readout Mode



Horizontal Sync Field Readout Mode



Notes On Handling

1. Static charge prevention

CCD image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures.

- (1) Either handle bare handed or use non-chargeable gloves, clothes or material. Also use conductive shoes.
- (2) When handling directly use an earth band.
- (3) Install a conductive mat on the floor or working table to prevent the generation of static electricity.
- (4) Ionized air is recommended for discharge when handling CCD image sensors.
- (5) For the shipment of mounted substrates, use boxes treated for the prevention of static charges.
- 2. Soldering
 - (1) Make sure the package temperature does not exceed 80°C.
 - (2) Solder dipping in a mounting furnace causes damage to the glass and other defects. Use a 30W soldering iron with a ground wire and solder each pin in less than 2 seconds. For repairs and remount, cool sufficiently.
 - (3) To dismount an image sensor, do not use a solder suction equipment. When using an electric desoldering tool, use a thermal controller of the zero-cross On/Off type and connect it to ground.
- 3. Dust and dirt protection

Image sensors are packed and delivered by taking care of protecting its glass plates from harmful dust and dirt. Clean glass plates with the following operations as required, and use them.

- (1) Perform all assembly operations in a clean room (class 1000 or less).
- (2) Do not either touch glass plates by hand or have any object come in contact with glass surfaces. Should dirt stick to a glass surface, blow it off with an air blower. (For dirt stuck through static electricity ionized air is recommended.)
- (3) Clean with a cotton bud and ethyl alcohol if grease stained. Be careful not to scratch the glass.
- (4) Keep in a case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences.
- (5) When a protective tape is applied before shipping, just before use remove the tape applied for electrostatic protection. Do not reuse the tape.
- 4. Installing (attaching)
 - (1) Remain within the following limits when applying a static load to the package. Do not apply any load more than 0.7mm inside the outer perimeter of the glass portion, and do not apply any load or impact to limited portions. (This may cause cracks in the package.)



- (2) If a load is applied to the entire surface by a hard component, bending stress may be generated and the package may fracture, etc., depending on the flatness of the bottom of the package. Therefore, for installation, use either an elastic load, such as a spring plate, or an adhesive.
- (3) The adhesive may cause the marking on the rear surface to disappear, especially in case the regulated voltage value is indicated on the rear surface. Therefore, the adhesive should not be applied to this area, and indicated values should be transferred to other locations as a precaution.

SONY

- (4) The notch of the package is used for directional index, and that can not be used for reference of fixing. In addition, the cover glass and seal resin may overlap with the notch of the package.
- (5) If the leads are bent repeatedly and metal, etc., clash or rub against the package, the dust may be generated by the fragments of resin.
- (6) Acrylate anaerobic adhesives are generally used to attach CCD image sensors. In addition, cyanoacrylate instantaneous adhesives are sometimes used jointly with acrylate anaerobic adhesives. (reference)
- 5. Others
 - (1) Do not expose to strong light (sun rays) for long periods. For continuous using under cruel condition exceeding the normal using condition, consult our company.
 - (2) Exposure to high temperature or humidity will affect the characteristics. Accordingly avoid storage or usage in such conditions.
 - (3) Brown stains may be seen on the bottom or side of the package. But this does not affect the CCD characteristics.
 - (4) This package has 2 kinds internal structure. However, their package outline, optical size, and strength are the same.



The cross section of lead frame can be seen on the side of package for structure A.



Sony Corporation