SCLS413G - APRIL 1998 - REVISED SEPTEMBER 2003


- 2-V to 5.5-V V<sub>CC</sub> Operation
- Max t<sub>pd</sub> of 6.5 ns at 5 V
- Typical V<sub>OLP</sub> (Output Ground Bounce)
   <0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)
   >2.3 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Support Mixed-Mode Voltage Operation on All Ports
- 8-Bit Serial-In, Parallel-Out Shift Registers With Storage
- Independent Direct Overriding Clears on Shift and Storage Registers
- Independent Clocks for Shift and Storage Registers
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

#### description/ordering information


The 'LV594A devices are 8-bit shift registers designed for 2-V to 5.5-V V<sub>CC</sub> operation.

These devices contain an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type

SN54LV594A . . . J OR W PACKAGE SN74LV594A . . . D, DB, NS, OR PW PACKAGE (TOP VIEW)



SN54LV594A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

storage register. Separate clocks (RCLK, SRCLK) and direct overriding clear ( $\overline{RCLR}$ ,  $\overline{SRCLR}$ ) inputs are provided on the shift and storage registers. A serial output ( $Q_{H'}$ ) is provided for cascading purposes.

#### **ORDERING INFORMATION**

TA	PACK	AGE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	0010 D	Tube of 40	SN74LV594AD	11/5044
	SOIC - D	Reel of 2500	SN74LV594ADR	LV594A
	SOP - NS	Reel of 2000	SN74LV594ANSR	74LV594A
-40°C to 85°C	SSOP – DB	Reel of 2000	SN74LV594ADBR	LV594A
		Tube of 90	SN74LV594APW	
	TSSOP - PW	Reel of 2000	SN74LV594APWR	LV594A
		Reel of 250	SN74LV594APWT	
	CDIP – J	Tube of 25	SNJ54LV594AJ	SNJ54LV594AJ
–55°C to 125°C	CFP – W	Tube of 150	SNJ54LV594AW	SNJ54LV594AW
	LCCC – FK	Tube of 55	SNJ54LV594AFK	SNJ54LV594AFK

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



## SN54LV594A, SN74LV594A 8-BIT SHIFT REGISTERS WITH OUTPUT REGISTERS

SCLS413G - APRIL 1998 - REVISED SEPTEMBER 2003

### description/ordering information (continued)


The shift-register (SRCLK) and storage-register (RCLK) clocks are positive-edge triggered. If the clocks are tied together, the shift register always is one clock pulse ahead of the storage register.

#### **FUNCTION TABLE**

		INPUTS			FUNCTION
SER	SRCLK	SRCLR	RCLK	RCLR	FUNCTION
Х	Х	L	Х	Χ	Shift register is cleared.
L	1	Н	Х	Х	First stage of shift register goes low. Other stages store the data of previous stage, respectively.
Н	1	Н	Х	Х	First stage of shift register goes high. Other stages store the data of previous stage, respectively.
L	$\downarrow$	Н	Х	Χ	Shift register state is not changed.
Х	X	Χ	X	L	Storage register is cleared.
Х	X	X	$\uparrow$	Н	Shift register data is stored in the storage register.
Х	Χ	Χ	$\downarrow$	Н	Storage register state is not changed.




# logic diagram (positive logic)





## SN54LV594A, SN74LV594A 8-BIT SHIFT REGISTERS WITH OUTPUT REGISTERS

SCLS413G - APRIL 1998 - REVISED SEPTEMBER 2003





## SN54LV594A, SN74LV594A 8-BIT SHIFT REGISTERS WITH OUTPUT REGISTERS

SCLS413G - APRIL 1998 - REVISED SEPTEMBER 2003

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high-impedance or	
power-off state, V <sub>O</sub> (see Note 1)	–0.5 V to 7 V
Output voltage range, VO (see Notes 1 and 2)	0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )	
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	±25 mA
Continuous current through V <sub>CC</sub> or GND	
Package thermal impedance, $\theta_{JA}$ (see Note 3): D package	73°C/W
DB package	82°C/W
NS package	64°C/W
PW package	108°C/W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 5.5 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.



#### recommended operating conditions (see Note 4)

			SN54L	.V594A	SN74L	V594A	
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		2	5.5	2	5.5	V
		V <sub>CC</sub> = 2 V	1.5		1.5		
V	High level inner values	V <sub>CC</sub> = 2.3 V to 2.7 V	V <sub>CC</sub> × 0.7		$V_{CC} \times 0.7$		V
VIH	High-level input voltage	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		
		V <sub>CC</sub> = 2 V		0.5		0.5	
V	Low level input valtage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	V
VIL	Low-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		V <sub>CC</sub> ×0.3		$V_{CC} \times 0.3$	
VI	Input voltage		0	5.5	0	5.5	V
VO	Output voltage		0	√Vcc	0	VCC	V
		V <sub>CC</sub> = 2 V	A	-50		-50	μΑ
	High lovel output ourrent	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	2	-2		-2	
ЮН	High-level output current	$V_{CC} = 3 V \text{ to } 3.6 V$	20	-6		-6	mA
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	Q	-12		-12	
		$V_{CC} = 2 V$		50		50	μΑ
	Low lovel output ourrent	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		2		2	
lOL	Low-level output current	$V_{CC} = 3 V \text{ to } 3.6 V$		6		6	mA
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		12		12	
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		200		200	
Δt/Δν	Input transition rise or fall rate	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		100		100	ns/V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		20		20	
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

242445752	TEST COMPLETIONS	l .,	SN54	LV594A		SN74	LV594A	1	
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
	I <sub>OH</sub> = -50 μA	2 V to 5.5 V	V <sub>CC</sub> -0.1			V <sub>CC</sub> -0.1			
	$I_{OH} = -2 \text{ mA}$	2.3 V	2			2			.,
VOH	$I_{OH} = -6 \text{ mA}$	3 V	2.48	_		2.48			V
	$I_{OH} = -12 \text{ mA}$	4.5 V	3.8	TEV.		3.8			
	I <sub>OL</sub> = 50 μA	2 V to 5.5 V		KI	0.1			0.1	
	I <sub>OL</sub> = 2 mA	2.3 V		Q	0.4			0.4	V
$v_{OL}$	I <sub>OL</sub> = 6 mA	3 V	Ċ	,	0.44			0.44	V
	I <sub>OL</sub> = 12 mA	4.5 V	90		0.55			0.55	
lj	V <sub>I</sub> = 5.5 V or GND	0 to 5.5 V	Q'		±1			±1	μΑ
ICC	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			20			20	μΑ
l <sub>off</sub>	$V_I$ or $V_O = 0$ to 5.5 $V$	0			5			5	μΑ
Ci	$V_I = V_{CC}$ or GND	3.3 V		3.5			3.5		pF

# timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> =	25°C	SN54L	/594A	SN74L\	/594A	
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
	Dules dimeties	RCLK or SRCLK high or low	7		7.5		7.5		
t <sub>W</sub>	Pulse duration	RCLR or SRCLR low	6		6.5	EW	6.5		ns
		SER before SRCLK↑	5.5		5.5	F	5.5		
		SRCLK↑ before RCLK↑†	8		9 4	Ž.	9		
t <sub>su</sub>	Setup time	SRCLR low before RCLK↑	8.5		9.5	,	9.5		ns
		SRCLR high (inactive) before SRCLK↑	6		6.8		6.8		
		RCLR high (inactive) before RCLK↑	6.7		7.6		7.6		
th	Hold time	SER after SRCLK↑	1.5		1.5		1.5		ns

<sup>†</sup> This setup time allows the storage register to receive stable data from the shift register. The clocks can be tied together, in which case the shift register is one clock pulse ahead of the storage register.

# timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> =	25°C	SN54L	V594A	SN74L	/594A	
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
	Dodge desertion	RCLK or SRCLK high or low	5.5		5.5		5.5		
t <sub>W</sub>	Pulse duration	RCLR or SRCLR low	5		5	FW	5		ns
		SER before SRCLK↑	3.5		3.5	F	3.5		
		SRCLK↑ before RCLK↑†	8		8.5	2	8.5		
t <sub>su</sub>	Setup time	SRCLR low before RCLK↑	8		9	,	9		ns
		SRCLR high (inactive) before SRCLK↑	4.2		4.8		4.8		
		RCLR high (inactive) before RCLK↑	4.6		5.3		5.3		
th	Hold time	SER after SRCLK↑	1.5		1.5		1.5		ns

<sup>†</sup> This setup time allows the storage register to receive stable data from the shift register. The clocks can be tied together, in which case the shift register is one clock pulse ahead of the storage register.

# timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> =	25°C	SN54L	V594A	SN74L	√594A	
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
	Dode a demarka a	RCLK or SRCLK high or low	5		5		5		
t <sub>W</sub>	Pulse duration	RCLR or SRCLR low	5.2		5.2	FIN	5.2		ns
		SER before SRCLK↑	3		3	F	3		
		SRCLK↑ before RCLK↑†	5		5 (	0,	5		
t <sub>su</sub>	Setup time	SRCLR low before RCLK↑	5		5	,	5		ns
		SRCLR high (inactive) before SRCLK↑	2.9		3.3		3.3		
		RCLR high (inactive) before RCLK↑	3.2		3.7		3.7		
t <sub>h</sub>	Hold time	SER after SRCLK↑	2		2		2		ns

<sup>†</sup> This setup time allows the storage register to receive stable data from the shift register. The clocks can be tied together, in which case the shift register is one clock pulse ahead of the storage register.



SCLS413G - APRIL 1998 - REVISED SEPTEMBER 2003

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (unless otherwise noted) (see Figure 1)

24244555	FROM	то	LOAD	T,	ղ = 25°C	;	SN54L	/594A	SN74L\	/594A	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			C <sub>L</sub> = 15 pF	65*	80*		45*		45		N 41 1-
f <sub>max</sub>			C <sub>L</sub> = 50 pF	60	70		40		40		MHz
<sup>t</sup> PLH	DCLK	0 . 0 .			6.4*	10.6*	1*	11.1*	1	11.1	
<sup>t</sup> PHL	RCLK	Q <sub>A</sub> –Q <sub>H</sub>			6.3*	10.4*	1*	11.1*	1	11.1	
<sup>t</sup> PLH	SRCLK	0			7.4*	12.1*	1*	12.8*	1	12.8	
<sup>t</sup> PHL	SRCLK	Q <sub>H</sub> ′	C <sub>L</sub> = 15 pF		7.2*	11.6*	1*	12.8*	1	12.8	ns
	RCLR	Q <sub>A</sub> –Q <sub>H</sub>			7.9*	12.7*	1* 4	13.6*	1	13.6	
<sup>t</sup> PHL	SRCLR	Q <sub>H</sub> ′			7.4*	11.9*	10	13.1*	1	13.1	
tPLH	BOLK	00			9.5	14.1	Q1	14.6	1	14.6	
t <sub>PHL</sub>	RCLK	Q <sub>A</sub> –Q <sub>H</sub>			10.8	15.5	<i>y</i> 1	17.2	1	17.2	
tPLH	CDCI K	0	0 50 5		10.6	15.7	1	16.5	1	16.5	
t <sub>PHL</sub>	SRCLK	Q <sub>H</sub> ′	C <sub>L</sub> = 50 pF		11.3	16.1	1	18.6	1	18.6	ns
to	RCLR	$Q_A-Q_H$			12.1	17.4	1	19	1	19	
<sup>t</sup> PHL	SRCLR	Q <sub>H</sub> ′			11.6	16.5	1	18.6	1	18.6	

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

# switching characteristics over recommended operating free-air temperature range, $V_{\text{CC}}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	то	LOAD	T,	<b>Վ = 25°</b> C	;	SN54L\	/594A	SN74L	√594A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
			C <sub>L</sub> = 15 pF	80*	120*		70*		70		N 41 1-
f <sub>max</sub>			C <sub>L</sub> = 50 pF	55	105		50		50		MHz
t <sub>PLH</sub>	DOLK				4.6*	8*	1*	8.5*	1	8.5	
tPHL	RCLK	$Q_A$ – $Q_H$			4.9*	8.2*	1*	8.8*	1	8.8	
t <sub>PLH</sub>	000114				5.4*	9.1*	1*	9.7*	1	9.7	
t <sub>PHL</sub>	SRCLK	$Q_{H'}$	C <sub>L</sub> = 15 pF		5.5*	9.2*	1*	9.9*	1	9.9	ns
	RCLR	Q <sub>A</sub> –Q <sub>H</sub>			6*	9.8*	1* 4	10.6*	1	10.6	
<sup>t</sup> PHL	SRCLR	Q <sub>H</sub> ′			5.6*	9.2*	10	10*	1	10	
tPLH	DOLL4				6.9	10.5	Qĭ	11.1	1	11.1	
<sup>t</sup> PHL	RCLK	$Q_A$ – $Q_H$			8.1	11.9	Ø 1	13.1	1	13.1	
t <sub>PLH</sub>	000114		]		7.7	11.7	1	12.4	1	12.4	
tPHL	SRCLK	QH′	C <sub>L</sub> = 50 pF		8.4	12.5	1	13.9	1	13.9	ns
t	RCLR	Q <sub>A</sub> -Q <sub>H</sub>	]		9.1	13.1	1	14.4	1	14.4	
<sup>t</sup> PHL	SRCLR	$Q_{H'}$			8.5	12.4	1	14	1	14	

 $<sup>^{\</sup>star}$  On products compliant to MIL-PRF-38535, this parameter is not production tested.



SCLS413G - APRIL 1998 - REVISED SEPTEMBER 2003

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

242445	FROM	то	LOAD	T,	4 = 25°C	;	SN54LV	/594A	SN74L\	/594A	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
£ .			C <sub>L</sub> = 15 pF	135*	170*		115*		115		MHz
f <sub>max</sub>			C <sub>L</sub> = 50 pF	120	140		95		95		IVIHZ
<sup>t</sup> PLH	DOLK	0 . 0 .			3.3*	6.2*	1*	6.5*	1	6.5	
<sup>t</sup> PHL	RCLK	$Q_A$ – $Q_H$			3.7*	6.5*	1*	6.9*	1	6.9	
<sup>t</sup> PLH	CDCL IC	0			3.7*	6.8*	1*	7.2*	1	7.2	
<sup>t</sup> PHL	SRCLK	$Q_{H'}$	C <sub>L</sub> = 15 pF		4.1*	7.2*	1*	7.6*	1	7.6	ns
	RCLR	$Q_A-Q_H$			4.5*	7.6*	1* 2	8.2*	1	8.2	
<sup>t</sup> PHL	SRCLR	Q <sub>H</sub> ′			4.1*	7.1*	10/	7.6*	1	7.6	
<sup>t</sup> PLH	DOLK	0 0			4.9	7.8	Q1	8.3	1	8.3	
<sup>t</sup> PHL	RCLK	$Q_A-Q_H$			5.8	8.9	<i>g</i> 1	9.7	1	9.7	
<sup>t</sup> PLH	000114	•			5.5	8.6	1	9.1	1	9.1	
<sup>t</sup> PHL	SRCLK	$Q_{H'}$	C <sub>L</sub> = 50 pF		6	9.2	1	10.1	1	10.1	ns
<b>t</b> : :	RCLR	$Q_A-Q_H$			6.6	10	1	10.7	1	10.7	
<sup>t</sup> PHL	SRCLR	Q <sub>H</sub> ′			6	9.2	1	10.1	1	10.1	

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

## noise characteristics, $V_{CC} = 3.3 \text{ V}$ , $C_L = 50 \text{ pF}$ , $T_A = 25^{\circ}\text{C}$ (see Note 5)


	DADAMETED	SN	74LV594	Α	
	PARAMETER	MIN	TYP MAX	UNIT	
V <sub>OL(P)</sub>	Quiet output, maximum dynamic VOL		0.5	0.8	V
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>		-0.1	-0.8	V
VOH(V)	Quiet output, minimum dynamic VOH		2.8		V
V <sub>IH(D)</sub>	High-level dynamic input voltage	2.31			V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			0.99	V

NOTE 5: Characteristics are for surface-mount packages only.

## operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	VCC	TYP	UNIT
c <sub>pd</sub>	Power dissipation capacitance	f = 10 MHz	3.3 V	93	pF
			5 V	112	

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A.  $C_L$  includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq 3$  ns.  $t_f \leq 3$  ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F. tpz and tpzH are the same as ten.
- G. tpHL and tpLH are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



# D (R-PDSO-G16)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AC.



### **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



### DB (R-PDSO-G\*\*)

### PLASTIC SMALL-OUTLINE

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

### PW (R-PDSO-G\*\*)

#### 14 PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications		
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio	
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive	
DSP	dsp.ti.com	Broadband	www.ti.com/broadband	
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol	
Logic	logic.ti.com	Military	www.ti.com/military	
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork	
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security	
		Telephony	www.ti.com/telephony	
		Video & Imaging	www.ti.com/video	
		Wireless	www.ti.com/wireless	
Data Converters DSP Interface Logic Power Mgmt	dataconverter.ti.com dsp.ti.com interface.ti.com logic.ti.com power.ti.com	Broadband Digital Control Military Optical Networking Security Telephony Video & Imaging	www.ti.com/broadband www.ti.com/digitalcontrol www.ti.com/military www.ti.com/opticalnetwor www.ti.com/security www.ti.com/telephony www.ti.com/video	

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated